

Projektovanje digitalnih integrisanih kola

Sadržaj:

- I. Uvod
- II. CMOS Proces
- III. Potpuno projektovanje po narudžbini
- IV. Delimično projektovanje po narudžbini


2. CMOS proces

Sadržaj:

- 2.1 Osnovni CMOS proces
- 2.2 Submikronski CMOS proces
- 2.3 Pravila projektovanja
- 2.4 Provera pravila projektovanja
- 2.5 Ekstrakcija električne šeme


2.1 Osnovni CMOS proces

Pod *n-well* tehnologijom podrazumeva se proces koji se izvodi na supstratu p-tipa.



2.1 Osnovni CMOS proces

Da bi se u njemu formirao pMOS tranzistor, neophodno je da se u supstrat ugradi oblast n-tipa.



2.1 Osnovni CMOS proces

U tu svrhu, difuzijom ili jonskom implantacijom „napada“ se osnova donorskim primesama sve dok se ne promeni tip poluprovodnika.




LEDA - Laboratory for Electronic Design Automation
<http://leda.elfak.ni.ac.yu/>



8

2.1 Osnovni CMOS proces

Kao rezultat nastaje struktura koja liči na jamu n-tipa u osnovi p-tipa. Odatle i originalni naziv *n-well*.




LEDA - Laboratory for Electronic Design Automation
<http://leda.elfak.ni.ac.yu/>



9

2.1 Osnovni CMOS proces

Primer invertor




LEDA - Laboratory for Electronic Design Automation
<http://leda.elfak.ni.ac.yu/>



10

2.1 Osnovni CMOS proces

Primer invertor




LEDA - Laboratory for Electronic Design Automation
<http://leda.elfak.ni.ac.yu/>




11

2.1 Osnovni CMOS proces



LEDA - Laboratorij za Elektronski Dizajn i Automatizaciju
<http://leda.elfak.ni.ac.yu/>

2.1 Osnovni CMOS proces




LEDA - Laboratory for Electronic Design Automation
<http://leda.elfak.ni.ac.yu/>



13

2.1 Osnovni CMOS proces




LEDA - Laboratory for Electronic Design Automation
<http://leda.elfak.ni.ac.yu/>



14

2.1 Osnovni CMOS proces




LEDA - Laboratory for Electronic Design Automation
<http://leda.elfak.ni.ac.yu/>



15

2.1 Osnovni CMOS proces




LEDA - Laboratory for Electronic Design Automation
<http://leda.elfak.ni.ac.yu/>



16

2.1 Osnovni CMOS proces




LEDA - Laboratory for Electronic Design Automation
<http://leda.elfak.ni.ac.yu/>



17

2.1 Osnovni CMOS proces




LEDA - Laboratory for Electronic Design Automation
<http://leda.elfak.ni.ac.yu/>



18

2.1 Osnovni CMOS proces




LEDA - Laboratory for Electronic Design Automation
<http://leda.elfak.ni.ac.yu/>



19

2.1 Osnovni CMOS proces




LEDA - Laboratory for Electronic Design Automation
<http://leda.elfak.ni.ac.yu/>



20

2.1 Osnovni CMOS proces




LEDA - Laboratory for Electronic Design Automation
<http://leda.elfak.ni.ac.yu/>



21

2.1 Osnovni CMOS proces




LEDA - Laboratory for Electronic Design Automation
<http://leda.elfak.ni.ac.yu/>



22

2.1 Osnovni CMOS proces




LEDA - Laboratory for Electronic Design Automation
<http://leda.elfak.ni.ac.yu/>




23


2.1 Osnovni CMOS proces




2.1 Osnovni CMOS proces




2.1 Osnovni CMOS proces



2.1 Osnovni CMOS proces



2.1 Osnovni CMOS proces



LEDA - Laboratory for Electronic Design Automation
<http://leda.elfak.ni.ac.yu/>



28

2. CMOS proces

Sadržaj:

- 2.1 Osnovni CMOS proces
- 2.2 Submikronski CMOS proces
- 2.3 Pravila projektovanja
- 2.4 Provera pravila projektovanja
- 2.5 Ekstrakcija električne šeme

LEDA - Laboratory for Electronic Design Automation
<http://leda.elfak.ni.ac.yu/>



29

2.2 Submikronski CMOS proces

Savremeni tehnološki procesi komplikovaniji su od opisanog utoliko što se koriste mnogo složeniji profili dopiranja kako bi se obezbedila

- bolja izolacija,
- bolje karakteristike kratkokanalnih tranzistora i
- bolje povezivanje.


LEDA - Laboratory for Electronic Design Automation
<http://leda.elfak.ni.ac.yu/>



30

2.2 Submikronski CMOS proces

Za bolju izolaciju između tranzistora koriste se postupci sa dvostrukim ili trostrukim wellom.



struktura invertora sa trostrukim wellom.


LEDA - Laboratory for Electronic Design Automation
<http://leda.elfak.ni.ac.yu/>



31

2.2 Submikronski CMOS proces

Da bi se smanjilo električno polje na drejnu (napon je na njemu najveći), koristi se struktura sa slabo dopiranim drejnom (LDD - *Light Doped Drain*).




LEDA - Laboratory for Electronic Design Automation
<http://leda.elfak.ni.ac.yu/>



32

2.2 Submikronski CMOS proces

Da bi se povećala provodnost gejta od polisilicijuma (često se naziva poligejt) i površine sorsa i drejna, koristi se *silicidni* (*silicide*) sloj koji ima smanjenu otpornost.




LEDA - Laboratory for Electronic Design Automation
<http://leda.elfak.ni.ac.yu/>



33

2.2 Submikronski CMOS proces

Chemical Mechanical Polishing dielektrik primenjuje se kod CMOS procesa koji koriste više metalnih slojeva jer fizički štite, daju čvrstinu i međusobno izoluju metalne veze u višim slojevima.



LEDA - Laboratory for Electronic Design Automation
<http://leda.elfak.ni.ac.yu/>




34

2.2 Submikronski CMOS proces

Kod VLSI kola posebno je izražen problem veza.

Broj tranzistora na čipu je porastao, tako da su veze postale sve duže (u odnosu na tranzistore).




LEDA - Laboratory for Electronic Design Automation
<http://leda.elfak.ni.ac.yu/>

p-supstrat

2.2 Submikronski CMOS proces

Sa druge strane, dimenzije veza su skaliranjem smanjene, tako da im je otpornost, a time i kašnjenje duž veza poraslo.

Pored toga, i potrošnja je porasla pa i dovođenje napajanja zahteva veze drugačijeg profila.



LEDA - Laboratory for Electronic Design Automation
<http://leda.elfak.ni.ac.yu/>

2.2 Submikronski CMOS proces

Savremeni tehnološki procesi dimenzija ispod $0.35\mu\text{m}$ razlikuju se od osnovnog CMOS procesa u četiri važna detalja jer koriste:

1. plitku ukopanu izolaciju između tranzistora (STI, *Shallow Trench Isolation*)
2. dopirane poligejtove (n^+ poli za nMOS i p^+ poli za pMOS)
3. LDD za redukovanje efekata kratkih kanala
4. silicid, odnosno salicid za smanjenje parazitnih otpornosti


LEDA - Laboratory for Electronic Design Automation
<http://leda.elfak.ni.ac.yu/>



37

2.2 Submikronski CMOS proces

Zaštite se oblasti u kojima će se formirati tranzistori - Aktiv




LEDA - Laboratory for Electronic Design Automation
<http://leda.elfak.ni.ac.yu/>



38

2.2 Submikronski CMOS proces




LEDA - Laboratory for Electronic Design Automation
<http://leda.elfak.ni.ac.yu/>



39

2.2 Submikronski CMOS proces




LEDA - Laboratory for Electronic Design Automation
<http://leda.elfak.ni.ac.yu/>



40

2.2 Submikronski CMOS proces



LEDA - Laboratory for Electronic Design Automation
<http://leda.elfak.ni.ac.yu/>



41

2. CMOS proces

Sadržaj:

- 2. 1 Osnovni CMOS proces
- 2.2 Submikronski CMOS proces
- 2.3 Pravila projektovanja**
- 2.4 Provera pravila projektovanja
- 2.5 Ekstrakcija električne šeme

LEDA - Laboratory for Electronic Design Automation
<http://leda.elfak.ni.ac.yu/>



42